| Figure 1 |
 |
| Fig 1—With the help of extra logic, a synchronous, loadable up/down counter can perform pulse-width modulation in an FPGA. This modulator requires only half as much logic as a conventional 2-counter design. |
back |
| Figure 1 |
|
| Fig 1—With the help of extra logic, a synchronous, loadable up/down counter can perform pulse-width modulation in an FPGA. This modulator requires only half as much logic as a conventional 2-counter design. |
back |