EDN Magazine — 02.17.94 Minimize time delays and reduce circuit density by retiming a design (figure)

FIGURE 2

Fig 2—You can shift flip-flops through a node to retime a circuit even though the node consists of combinatorial logic.