| FIGURE 4 |
 |
| Fig 4—The original pipelined circuit (a) suffers the time delay of two adders in the output path. Retiming the circuit (b) creates another pipeline stage but reduces the time delay to one adder in the output path. |
back |
| FIGURE 4 |
|
| Fig 4—The original pipelined circuit (a) suffers the time delay of two adders in the output path. Retiming the circuit (b) creates another pipeline stage but reduces the time delay to one adder in the output path. |
back |