EDN Magazine — 02.17.94 Minimize time delays and reduce circuit density by retiming a design (figure)

FIGURE 5

Fig 5—You can retime this synthesized circuit (a), which has time delays for four logic gates, in a variety of ways. Two examples appear in (b) and (c).

back