EDN Magazine — 02.17.94 Minimize time delays and reduce circuit density by retiming a design (figure)

FIGURE 6

Fig 6—A top-down procedure for manually designing a pipelined architecture requires many repetitive modifications.