EDN Magazine — 02.17.94 Priority encoders slip into FPGAs (figure)

FIGURE 1

Fig 1—The simple 2-to-1 input priority encoder in (a) extends easily to a 4-to-2 priority encoder.