| FIGURE 2 |
 |
| Fig 2—The 4-to-2 priority encoder in 1(b) is the basis for this 8-to-3 priority encoder. This design compiles over gate arrays and FPGAs more economically that does the cannonical design. |
back |
| FIGURE 2 |
|
| Fig 2—The 4-to-2 priority encoder in 1(b) is the basis for this 8-to-3 priority encoder. This design compiles over gate arrays and FPGAs more economically that does the cannonical design. |
back |