EDN Magazine — 03.03.94 FPGA transfers data on every clock cycle (figure)

FIGURE 1

Fig 1—This circuit transfers data on every clock cycle using the Actel 1240's output macrocells in a static-RAM interface.