EDN Magazine — 03.31.94 PLDs implement delay lines (figure)

FIGURE 2

Fig 2—Chaining no (DELAY_0), one (DELAY_1), and two inverters (DELAY_2) together produces the same delay because the synthesizer automatically reduces redundant logic. Using macrocells instead of inverters produces longer delay times.

back