EDN logo


Design Feature: April 28, 1994

Designing with hysteretic current-mode control

Gedaly Levin and Kieran O'Malley,
Cherry Semiconductor Corp

Hysteretic current-mode control has many advantages over constant-frequency control, including stability, inherent load-current limiting in a buck topology, and an instantaneous response to load-current changes.

Since the first current-mode control ICs emerged in the early 1980s, the popularity of current-mode control has made it the method of choice for most power supplies. Although there are a number of different types of current-mode control (Ref 1), the most popular is constant frequency with turn on at clock time. Constant-frequency control has become synonymous with current-mode control for most designers. As a result, the most popular control ICs are the 384X series, which a variety of suppliers manufacture.

Although the limitations of constant-frequency control are well known, it has remained the dominant control method for just about 10 years. Other methods, such as resonant-mode control, have not become as popular as expected, perhaps because of the difficulty in designing a practical supply and an overwhelming fear of variable switching frequencies within the power community. Industry focus recently has shifted to power-factor correction because of the impending implementation of IEC 555 and to synchronous switching for maximum efficiency. Still other methods of current-mode control remain unexplored.

One of the alternate types of current-mode control for which control ICs are available is hysteretic-mode control. Hysteretic current-mode control, which the Bose Corp patented in 1984 (Ref 2), has remained an obscure technique few designers use, yet it offers significant advantages for many applications. Hysteretic current-mode control (HCMC) offers the tightest and most accurate control of inductor current, is unconditionally stable regardless of duty cycle, and offers excellent transient response to step loads. The advantages of this control technique include

Also, because the off time extends as the output voltage drops, the average power dissipated across the switch is always under control.

You can use HCMC with most switching-regulator topologies, including buck, forward-mode, boost, and continuous-mode flyback converters (see box, "Buck-regulator design example," which takes you through a typical design step by step).

HCMC ideally suits applications that require control of both load current and output voltage and require that power supplies behave as constant-current sources and as constant-voltage regulators. Examples of these applications include battery chargers, arc welders, fluorescent lamps, laser power supplies, and servo-motor control circuits.

Due to its free-running operation, HCMC is unsuitable for any application that needs to synchronize the supply's switching frequency with some external clock. This frequency variation, while predictable, may also limit HCMC's application in certain areas, such as video. Although not discussed in this article, HCMC can provide pulse-by-pulse overcurrent protection in universal-input power supplies that use a continuous-mode flyback topology.


Compare constant frequency vs hysteretic

Comparing the operation of constant-frequency and hysteretic-mode controllers highlights major differences. Fig 1 shows a simplified block diagram of a constant-frequency current-mode regulator. The clock or oscillator sets the RS flip-flop each cycle and turns on power-switch Q1 while the control loop determines the period for which it remains on. The external RT/CT network determines the operating frequency.

In Fig 1, the controller detects the peak inductor current by sampling the voltage across RS while sampling the output voltage VOUT directly. Depending on the value of VOUT, the output of the error amplifier determines the peak current that flows in the inductor by constantly adjusting the voltage level on the inverting terminal of the current-sense comparator. The controller detects any change in the input voltage by detecting a change in the peak current measured as a voltage across RS; it then adjusts the on-time of the FET to hold VOUT constant.

This common configuration has several disadvantages. First, regulation performance is limited because the switch turn-on is always controlled by the clock and is independent of the feedback loop. Thus, a minimum on-time exists, which limits the maximum operating frequency and can become a significant part of the total switching period.

A second problem with this configuration also occurs: Because the circuit only detects the peak current, the peak-to-average current error will vary with duty cycle. Fig 2 shows what happens in a fixed-frequency controller when an increase in input voltage causes a change in the duty cycle (assuming a constant output voltage). Time, t1 stands for the on and off times that correspond to some low input voltage, and t2 to some higher input voltage. The down slope of the inductor current is constant and equal to VOUT/L.

When VIN is low, more time is required for the current to reach its peak value IPEAK, which results in a higher average current (IAVG1 in Fig 2). On the other hand, if the input voltage is high, the on-time is reduced, and the average current, IAVG2, is lower. Thus, the peak-to-average current ratio depends on the duty cycle. Because the output voltage is proportional to the average current, changes in the input voltage cause momentary changes in the output voltage—which the error amplifier feedback loop corrects. The current-sense-amplifier loop monitors the peak current and causes a further output-voltage change.

A third problem with a fixed-frequency system is that it can become unstable for duty cycles greater than 50%. Any increase in inductor current ([delta]I1 in Fig 3) tends to increase with time if the duty cycle is greater than 50%, resulting in a larger increase, [delta]I2. Slope compensation can overcome this problem but adds complexity and external components to the design.


Hysteretic current-mode control

Fig 4a shows a similar regulator that uses a hysteretic-mode control system. In HCMC, no oscillator exists. The regulator senses inductor current by monitoring the voltage across RS using a differential current-sense amplifier. This amplifier's output drives two comparators, IPEAK and IVALLEY. The inductor current IL ramps alternately between an upper limit IPEAK and a lower limit IVALLEY (Fig 4b).

The hysteretic-mode regulator (typically implemented in a control IC such as the CS324) maintains a controlled difference [delta]I between the comparators' inputs using a voltage-controlled current source (VCCS). The output of an error amplifier adjusts the reference voltage on the inverting terminal of the IPEAK comparator depending on the value of VOUT. The peak and valley comparators' output controls the RS flip-flop, which turns the transistor switch off and on. If VOUT changes, the reference voltage for IPEAK changes and the reference point for IVALLEY follows, thereby keeping the current-hysteresis band [delta]I constant.

As the inductor current increases, the output of the current-sense amplifier reaches the threshold of comparator IPEAK whose output goes high, which resets the flip-flop and turns off Q1. As the inductor current ramps down, the output of the current-sense amplifier decreases to the threshold of comparator IVALLEY. The output of this comparator then goes high, the flip-flop sets, and Q1 turns back on.

Fig 5shows what happens when the input voltage to an HCMC supply increases. As in Fig 2, t1 and t2 correspond to low and high input voltages. When the input voltage is high, the switch-on time (t2(ON)) decreases, which is similar to fixed-frequency control. However, the hysteresis band [delta]I remains constant, as does the discharge slope, which ultimately increases the switching frequency, because f2=1/t2. Thus, unlike constant-frequency control, the peak-to-average current difference does not vary with duty cycle.


Hysteretic control provides stability

HCMC also overcomes the instability problem associated with fixed-frequency operation for duty cycles above 50% without the need for slope compensation. An increase in load current [delta]I1 causes the fixed hysteresis band [delta]I to move upward by an amount [delta]I1 (Fig 6), which means that the disturbance at the end of the cycle ([delta]I2) is the same as at the beginning. Thus, HCMC remains stable regardless of duty cycle.

Another benefit of HCMC is its ability to limit the short-circuit current in buck or buck-boost converters. When the output of a buck regulator (Fig 7) short circuits and Q1 is on, VOUT=0V, and the voltage across the inductor equals VIN. The inductor current rises quickly and reduces tON (Fig 8). The discharge time tOFF also increases because it is determined by VOUT/L, and VOUT is effectively a short circuit. The only voltage across the inductor during tOFF is the forward voltage drop VD of the diode. Q1 doesn't turn on again until the current has dropped to the required valley limit. Thus, under short-circuit conditions, an HCMC regulator can only deliver a fixed maximum current.

Buck-regulator design example

The design starts with a known set of requirements. For this example, VIN=9 to 14V dc, VOUT=5V dc, ±1%, IOUTMAX=2A, IOUTMIN=0.2A (10% of full load), and switching frequency=200 kHz at maximum input voltage.

(1) Choose a value for the hysteresis current DI based on the minimum load conditions using Eq 12 (from text):

(2) Calculate the value of RSENSE using Eq 14:

(3) Choose the inductor value for continuous operation at minimum load using Eq 11.

Allowing a 5% tolerance on the inductor value, LCRITICAL=43 µH ±5%.

(4) Calculate the hysteresis voltage VDI using Eq 14 and Eq 15

(5) Determine minimum and maximum frequency of operation using Eq 11

(6) Design the gate-drive circuit.

An N-channel FET is a better choice for the high-side switch because it has a lower RDS(ON), is less expensive, and has a wider selection available than for a comparable p-channel FET. However, the catch with using an n-channel device as a high-side switch is that it requires a gate-drive voltage. The circuit can easily generate this voltage if you add an additional winding to the main inductor. Because one end of the secondary winding is connected to the input voltage and the other to VCC, the secondary voltage will remain above VIN, providing a reliable gate-drive voltage. The steady-state voltage across the secondary winding is

where VD(PR) is the voltage drop across the primary diode and VD(SEC) is the voltage drop across the secondary diode. The turns ratio in this design is 1:1, and VD(PR) and VD(SEC) are equal, so VGS=5V.

(7) Calculate the maximum power dissipation in the diode and FET.

If you short the output during the on-time, the regulator applies almost all of the input voltage to the inductor. However, a short during the off-time only applies the forward-diode-drop voltage to the inductor. The design must fulfill the familiar +DI=2DI balance requirement. Thus,

You can use these values of short-circuit on and off times to calculate the worst-case power dissipation and power rating for the diode and FET during short-circuit conditions.


Derive design equations

In Fig 7's basic buck regulator, Q1 interrupts the input voltage and provides a variable-duty-cycle and variable-frequency square wave to the output LC filter. The filter averages the square waves to produce a dc output voltage. The [delta]I hysteresis-band setting controls the inductor current; the voltage-feedback loop controls the output voltage. The average voltage across the inductor over one cycle is zero. The volt-time product of tON must equal that of tOFF.

A number of equations are crucial to the design of a hysteretic-mode regulator. During the on and off times, the voltage across the inductor L is given by the following equations, respectively, where VDS is the FET's drain-to-source voltage and VD is the diode's forward voltage drop:

In a hysteretic buck regulator, the fixed hysteresis band [delta]I controls the ac current through the inductor. If [delta]I+ is the up slope and [delta]I- is the down slope of the inductor current in Fig 4b, then

During the on-time,

and, during the off-time,

Solving for tON and tOFF produces the following equations:

Because the total cycle time T=tON+tOFF and switching frequency f=1/T,

Finally, because VD and VDS are small compared with the other parameters in this equation, you can drop them and simplify the expression, ultimately leaving

Thus, under steady state conditions, the switching frequency is a function of VIN alone because [delta]I, L, and VOUT are constant.


Solve for hysteresis-band current

The average-inductor current IAVG has a fixed relationship to the peak-inductor current IPEAK regardless of duty cycle, and IAVG is related linearly to the hysteresis voltage V[delta]I. The hysteresis voltage determines the width of the current hysteresis band in Fig 4b, which, along with the inductor, determines the boundary condition between continuous and discontinuous modes of operation and thus the minimum load conditions.

A good approximation for [delta]I, to allow for some headroom before discontinuous operation begins, is

The relationship between the maximum output current IOUTMAX and the peak inductor current IPEAK (note that IOUTMAX is the same quantity as IAVG in Fig 4b) is

Sense resistor RS, which connects across the inputs to the current-sense amplifier, determines the maximum current the regulator can deliver. The relationship between RS and the maximum voltage developed across this resistor, VSENSEMAX, is

VSENSEMAX has both a steady-state component due to IOUTMAX and a varying component due to [delta]I, which is determinedby the hysteresis voltage V[delta]I. This varying component of VSENSEMAX is related to V[delta]I depending on the particular IC control you use. In the case of the CS324 control IC, VSENSE is related to [delta]I (pin 8) by the relationship:


Authors' biographies

Gedaly Levin is a senior applications engineer for Cherry Semiconductor and has worked at the company for two years. He earned an MSEE from the Polytechnical Institute of Tallinn, Estonia.

Kieran O'Malley has five years of experience with Cherry Semiconductor, most recently as an applications engineer. He holds a BSEE from the University of Limerick in Ireland.


References

1. Redl, Richard and Nathan O Sokal, "What a Design Engineer Should Know About Current-Mode Control," Proceedings of the Power Electronics Specialists Conference, 1985.

2. Froeschle, Thomas A, "Current-Mode Controlled Two-State Modulation," US Patent #4,456,872, January 26, 1984.

3. Neufeld, Herman, "Advantages of Variable Frequency Operation Using the 1-MHz CS320 Current Mode Controller," CSC Application Note CS037AN, Cherry Semiconductor Corp.

4. Levin, Gedaly and Kieran O'Malley, "Hysteretic current-mode control," CSC Application Note CS322/324AN, Cherry Semiconductor Corp.

5. Redl, Richard and Nathan O Sokal, "Near-Optimum Dynamic Regulation of DC-DC Converters Using Feed-Forward to Output Current and Input Voltage with Current-Mode Control," IEEE Transactions on Power Electronics, Volume PE-1, No. 3, July 1986.

6. Redl, Richard and Nathan O Sokal, "Frequency Stabilization and Synchronization of Free Running Current-Mode-Controlled Converters," Proceedings of the Power Electronics Specialists Conference, 1986.


Acknowledgment

The authors are grateful to Bob Kent of Cherry Semiconductor Corp who compiled the schematics for this article.


| EDN Access | feedback | subscribe to EDN! |
| design features | design ideas |


Copyright © 1995 EDN Magazine. EDN is a registered trademark of Reed Properties Inc, used under license.