| FIGURE 1 |
 |
| Fig 1—This circuit is a digital latch that is resettable only after the condition that set the latch clears. |
back |
| FIGURE 1 |
|
| Fig 1—This circuit is a digital latch that is resettable only after the condition that set the latch clears. |
back |