| FIGURE 2 |
 |
| Fig 2—The latch circuit (a) is the memory element of the asynchronous state machine. The asynchronous model (b) and transition map (c) for the latch provide insight into the circuit’s behavior. |
back |
| FIGURE 2 |
|
| Fig 2—The latch circuit (a) is the memory element of the asynchronous state machine. The asynchronous model (b) and transition map (c) for the latch provide insight into the circuit’s behavior. |
back |