FIGURE 3
Fig 3From the logic diagram (a) of this sample circuit, you can derive the Karnaugh maps (b) for the next-state variables Z’ and Q’. Combining these maps yields the circuit’s transition map (c).
back