EDN Magazine — 05.12.94 Verilog program models metastable flip-flop (figure)

FIGURE 1

Fig 1—Simulating this simple set-reset latch poses problems if you attempt to model its behavior when both inputs go high.