| Figure 5 |
 |
| Fig 5—Intel defines this topology in the EZ Layout Guidelines for the host data bus. This topology comes from Intel's Pentium Open Design Guideline program. |
back |
| Figure 5 |
|
| Fig 5—Intel defines this topology in the EZ Layout Guidelines for the host data bus. This topology comes from Intel's Pentium Open Design Guideline program. |
back |