 |
| The 68060 combines the code density advantages of a CISC architecture with the performance of a RISC architecture's fixed-length instruction. A pipe stage in the instruction fetch unit converts the instruction format before it queues in the instruction buffer. |
back |