The processing elements in this quad-CPU multiprocessing configuration contain a CPU, cache memory, and cache controller; elements connect via the standardized SPARC system bus, the MBus.

back