Design Ideas: October 27, 1994

PLD implements fast four-phase clock generator

Protection feature enhances boost converter

Single gate synchronizes clock

Peltier element controls itself

ADC's reference improves RTD measurements

Variable gain control produces pure sine wave

Delay simulator debugs communications equipment