| FIGURE 1 |
 |
| Fig 1— This fast four-phase clock generator (a) runs at half the speed of other possible implementations. There is some overlap of the four clocks (b) that you can remove using careful PLD design. |
back |
| FIGURE 1 |
|
| Fig 1— This fast four-phase clock generator (a) runs at half the speed of other possible implementations. There is some overlap of the four clocks (b) that you can remove using careful PLD design. |
back |