| FIGURE 8 |
 |
| Fig 8—In this typical Speedway layout, the trace and device capacitances conspire to worsen the characteristic impedance and propagation delay of the design by a factor of more than 3. |
back |
| FIGURE 8 |
|
| Fig 8—In this typical Speedway layout, the trace and device capacitances conspire to worsen the characteristic impedance and propagation delay of the design by a factor of more than 3. |
back |