EDN Magazine — 02.02.95 Design considerations bring unity to a mixed-voltage world (figure)

FIGURE 4

Fig 4—Internally alter the the source and drain region of a true CMOS device to eliminate the parasitic diode, thus eliminating excessive current draw.

back