| FIGURE 3A |
 |
| A PCI read transaction (a) starts with an address phase occurring when FRAME# asserts for the first time and occurs on clock 2. |
Figure 3B |
back |
| FIGURE 3A |
|
| A PCI read transaction (a) starts with an address phase occurring when FRAME# asserts for the first time and occurs on clock 2. |
Figure 3B |
back |