FIGURE A
Fig A—The latency required to service a DMA transfer can be as low as two bus cycles.
back
