Design Ideas:
April 27, 1995
Allpass network shifts signals 90°
Simple hookup increases AD2101's memory
TSR logs assembler and compiler errors in file
PAL controls simple dual-port memory
Verilog code models boundary-scan TAP machine
68HC11 instruction halts external RC clock
|
EDN Access
|
feedback
|
subscribe to EDN!
|
|
design features
|
design ideas
|
columnist
|
Copyright © 1995
EDN Magazine
. EDN is a registered trademark of Reed Properties Inc, used under license.
ADVERTISEMENT