| Figure 1 |
 |
| As chip density and clock speed increase, the difference between prelayout estimation and postlayout estimation, as well as the number of layout iterations needed to eliminate timing violations, increase. This graph shows that more accurate delay estimation during front-end design leads to fewer time-consuming layout operations, which saves money and accelerates total design cycle. |
back |