| Figure 2 |
 |
| This graph compares typical gate and interconnect delays for different CMOS processes. The two delays are approximately equal at 1µm. At deep-submicron levels (0.5 µm and below), interconnect delay cominates total chip delay. (Courtesy Compass Design Automation). |
back |