| FIGURE 1 |
 |
| Fig 1— Avoid the inconvenience of using discrete TTL by exploiting the innards of a 4000-Series FPGA to configure a 74X74-type flip-flop. |
back |
| FIGURE 1 |
|
| Fig 1— Avoid the inconvenience of using discrete TTL by exploiting the innards of a 4000-Series FPGA to configure a 74X74-type flip-flop. |
back |