| FIGURE 1 |
 |
| A straightforward multiple-operand addition requires two levels of pipelining registers to achieve the needed setup and clock-to-output times for the system. |
back |
| FIGURE 1 |
|
| A straightforward multiple-operand addition requires two levels of pipelining registers to achieve the needed setup and clock-to-output times for the system. |
back |