EDN Magazine -- 11.23.95 clock-recovery PLL fits into single PLD figure 2

FIGURE 2

The PLL circuit sets either the add or the sub flip-flop, depending on whether an edge arrives after or before state 6, respectively.