| FIGURE 1 |
![]() |
| This software-controlled 18-way demultiplexer includes the GAL20V8 PLD and two analog multiplexers operating as demultiplexers. The PLD integrates a 10-bit address decoder, a 4-bit IOW-clocked register, a two-way registered bank decoder, and a two-way selector with tristate outputs. |
back |