FIGURE 1
Fig 1—A conventional EPLD design requires N+1 output lines for an N-bit signal (a). Implementing a pulse-modulated interconnect scheme using simple modulator and demodulator circuits reduces the number of lines to two (b).

back