| Figure 3 |
 |
| This typical compare sequence shows how the CAM architecture simplifies the control of a 48-bit comparison, a read of the match address, and a read of 16 bits of associated data. All five cycles deliver and fetch useful data without any additional overhead. |
back |