| FIGURE 6 |
 |
| This accurate model of SSO noise includes a variety of effects, including a few stages of internal buffers to model a realistic edge rate. Capacitors CMET and CPAD model the chip's interconnect metal and the bond-pad capacitance, respectively. |
back |