| FIGURE 2 |
 |
| Most processor vendors implement similar cache-state tags to enable coherency in multiprocessor systems, but the vendors can differentiate their products through sophisticated cache-update schemes. In its HyperSPARC, for example, Ross Technology implements a scheme called Direct Data Intervention with Memory Reflection that simultaneously updates remote caches and main memory. |
back |