EDN Magazine — 07.18.96 Array logic provides high-speed multiplication

FIGURE 1

You can clock an 8-bit parallel multiplier using this architecture at 23 MHz. It clocks even faster if you use registers to pipeline the design.