| FIGURE 2 |
 |
| Pipelining registers introduces latency but wrings maximum speed out of a three-stage, 8×8 parallel multiplier. |
back |
| FIGURE 2 |
|
| Pipelining registers introduces latency but wrings maximum speed out of a three-stage, 8×8 parallel multiplier. |
back |