FIGURE 5
VHDL and Verilog modeling constructs encompass slightly different regions of system behavioral abstraction.
back
