| FIGURE 2 |
 |
| Some designs include uncontrollable internal signals (a), requiring additional test logic (b) to exercise otherwise unreachable clock, set, and reset lines. |
back |
| FIGURE 2 |
|
| Some designs include uncontrollable internal signals (a), requiring additional test logic (b) to exercise otherwise unreachable clock, set, and reset lines. |
back |