| FIGURE 4 |
 |
| Memory BIST requires an on-chip BIST controller, which applies patterns to the inputs of the RAM according to a known algorithm and which also senses the RAM data outputs and compares them to the known fault-free expected result. A single-bit pass/fail result on a dedicated signal indicates the status of the test. |
back |