| FIGURE 1 |
 |
| This PLD-based programmable frequency divider divides a 50% duty cycle input by N+1, where N in the input divisor word. |
back |
| FIGURE 1 |
|
| This PLD-based programmable frequency divider divides a 50% duty cycle input by N+1, where N in the input divisor word. |
back |