| FIGURE 1 |
 |
| There are five kinds of VHDL design units: entity, package, and configuration declarations, which are primary, and architecture and package body declarations, which are secondary. |
back |
| FIGURE 1 |
|
| There are five kinds of VHDL design units: entity, package, and configuration declarations, which are primary, and architecture and package body declarations, which are secondary. |
back |