FIGURE 3
Subprogram declarations in a Verilog design unit consist of tasks or functions.
back
