FIGURE 4
There are a number of important differences between VHDL and Verilog data types and data objects.
back
