FIGURE 7
A proposed mapping between the extended Verilog- and the VHDL-"std_logic" value sets.
back
