Figure 10
PLLs minimize delay between external and internal clocks as well as skew between internal clocks, thereby boosting performance.
Back
|
EDN Access
|
Feedback
|
Table of Contents
|
Copyright © 1997 EDN Magazine,
EDN Access
. EDN is a registered trademark of Reed Properties Inc, used under license. EDN is published by
Cahners Publishing Company
, a unit of Reed Elsevier Inc.
