

# “DX1” SPECIFICATION

A DATA TRANSFORM CONTROLLER

A REFERENCE DESIGN FOR SYNTHESIS VS SCHEMATIC  
FPGA IMPLEMENTATION METHODOLOGY COMPARISONS

A joint project

by

Stephen L Wasson of HighGate Design, Inc.

and

Brian Dipert of EDN, Inc.

4/16/98

**TABLE OF CONTENTS**

<u>SEC</u>	<u>TITLE</u>	<u>PAGE</u>
<b>§1</b>	<b>INTRODUCTION .....</b>	<b>1</b>
§1.0	Purpose .....	1
§1.1	Reference Design Attributes .....	1
§1.2	Limitations .....	1
§1.3	Target .....	1
§1.4	Tools .....	1
§1.5	Questions to Address .....	1
§1.6	Objective .....	1
§1.7	Proposal .....	2
<b>§2</b>	<b>OVERVIEW .....</b>	<b>3</b>
§2.0	Reference Design Interfaces .....	3
§2.1	Host Interface .....	3
§2.2	BackEnd Interface .....	4
§2.3	Memory Port .....	4
§2.4	Test Port .....	4
§2.5	ADC and DAC Ports .....	4
<b>§3</b>	<b>OPERATIONS .....</b>	<b>5</b>
§3.0	Host Operations .....	5
§3.0.0	Host-Memory Operations .....	5
§3.0.1	Host-BackEnd Operations .....	5
§3.1	Test Operations .....	5
<b>§4</b>	<b>ARCHITECTURE .....</b>	<b>6</b>
§4.0	Modules .....	6
§4.0.0	Host FIFO .....	6
§4.0.1	BackEnd FIFO .....	6
§4.0.2	Write Transform (X1) .....	7
§4.0.3	Read Transform (X2) .....	7
§4.1	Data Paths .....	7
§4.1.0	Host to/from Host FIFO .....	7
§4.1.1	Host FIFO to Memory .....	7
§4.1.2	Host FIFO to Transform X1 .....	7
§4.1.3	Memory to Transform X1 .....	7
§4.1.4	Transform X1 to BackEnd FIFO .....	7
§4.1.5	BackEnd FIFO to/from BackEnd .....	7
§4.1.6	BackEnd FIFO to Transform X2 .....	8
§4.1.7	Memory to Transform X2 .....	8
§4.1.8	Transform X2 to Host FIFO .....	8
§4.1.9	Host to Miscellany .....	8
§4.2	Control Paths .....	8
§4.2.0	Host Control .....	8
§4.2.1	Memory Control .....	8
§4.2.2	BackEnd Control .....	8
<u>SEC</u>	<u>TITLE</u>	<u>PAGE</u>

DX1 REFERENCE DESIGN SPECIFICATION  
Rev 0.6

---

§4.2.3	Transform X1 Control .....	8
§4.2.4	Transform X2 Control .....	8
<b>§5</b>	<b>OPERATIONAL DETAILS .....</b>	<b>9</b>
§5.0	Host-to-Memory Write .....	9
§5.1	Host-from-Memory Read .....	9
§5.2	Host-to-BackEnd Write .....	9
§5.3	Host-from-Memory Read .....	10
§5.4	Host-to-Register Write .....	10
§5.5	Host-from-Register Read .....	10
<b>§6</b>	<b>FUNCTIONAL DETAILS .....</b>	<b>11</b>
§6.0	Transform X1 .....	11
§6.0.0	Boolean Transform .....	11
§6.0.1	Shift Transform .....	12
§6.0.2	Arithmetic Transform .....	12
§6.1	Transform X2 .....	13
§6.1.0	Arithmetic Transform .....	14
§6.2.1	Limit Transform .....	15
§6.3.2	Round Transform .....	15
<b>§7</b>	<b>HOST INTERFACE .....</b>	<b>16</b>
§7.0	I/O Write .....	17
§7.1	I/O Read .....	18
§7.2	Burst Write .....	19
§7.3	Burst Read .....	20
<b>§8</b>	<b>BACKEND INTERFACE .....</b>	<b>21</b>
§8.0	Burst Write .....	21
§8.1	Burst Read .....	22
§8.2	Word Alignment .....	22
<b>§9</b>	<b>MEMORY PORT .....</b>	<b>23</b>
§9.0	Initialization .....	23
§9.1	Refresh .....	23
§9.2	Burst Requirements .....	23
§9.3	Burst Write .....	24
§9.4	Burst Read .....	24
§9.5	Precharge .....	24
§9.6	Word Alignment .....	24
§9.7	Bank Address Bits .....	24

DX1 REFERENCE DESIGN SPECIFICATION  
Rev 0.6

SEC	TITLE	PAGE
<b>§10</b>	<b>TEST PORT</b> .....	25
§10.0	Peek/Poke Points .....	25
§10.0.0	Peek Points .....	25
§10.0.1	Poke Points .....	25
§10.1	Peek .....	25
§10.2	Poke .....	26
<b>§11</b>	<b>DAC and ADC INPUTS</b> .....	27
§11.0	DAC Inputs .....	27
§11.1	ADC Inputs .....	27
<b>§12</b>	<b>REGISTER DEFINITIONS</b> .....	28
§12.0	Read Registers .....	28
§12.0.0	Status Register .....	28
§12.0.1	Config Register 00 .....	28
§12.0.2	Config Register 08 .....	28
§12.1	Write Registers .....	29
§12.1.0	Control Register .....	29
§12.1.1	Memory Address .....	29
§12.1.2	BackEnd Address .....	29
§12.1.3	Length Counter .....	29
<b>§13</b>	<b>SIGNAL DESCRIPTIONS</b> .....	30
§13.0	Host Interface .....	30
§13.1	BackEnd Interface .....	30
§13.2	Memory Port .....	30
§13.3	Test Port .....	30
§13.4	DAC Inputs .....	31
§13.5	ADC Inputs .....	31
§13.6	Miscellaneous .....	31
<b>§14</b>	<b>VERIFICATION PLAN</b> .....	32
§14.0	Host-Memory Verification .....	32
§14.1	Host-BackEnd Verification .....	32
<b>§15</b>	<b>METRICS</b> .....	33
§15.0	Time .....	33
§15.1	Resources .....	33
§12.2	Performance .....	34
§12.2.0	Test 1: Memory Write .....	34
§12.2.1	Test 2: Memory Read <optional>.....	34
§12.2.2	Test 3: BackEnd Write .....	34
§12.2.3	Test 4: BackEnd Read .....	34

**LIST OF FIGURES**

<u>FIG</u>	<u>TITLE</u>	<u>PAGE</u>
1	High-Level Block Diagram .....	2
2	Reference Design Interfaces .....	3
3	Reference Design Architectural Features .....	6
4	Transform “X1” Block Diagram .....	11
5	Transform “X2” Block Diagram .....	13
6	“X2” Arithmetic Transform .....	14
7	Host I/O Write Timing .....	17
8	Host I/O Read Timing .....	18
9	Host Burst Write Timing .....	19
10	Host Burst Read Timing .....	20
11	BackEnd Burst Write Timing .....	21
12	BackEnd Burst Read Timing .....	22
13	Memory Burst Write Timing .....	24
14	Test Port Peek Timing .....	26
15	Test Port Poke Timing .....	26
16	Host Operation Truth Table .....	35