

Edited by Bill Travis and Anne Watson Swager

Oscillator meets three requirements

A Gallerani, IRA, CNR, Bologna, Italy

Three common requirements for a clock source are a wide frequency range, a variable duty cycle with independently adjustable T_{ON} and T_{OFF} times, and the ability to synchronize with an external signal. The gated oscillator in **Figure 1** satisfies all three requirements using just one 74LS123 and a handful of passive components.

To analyze the circuit, first assume that the A input of one-shot IC_{1A} connects to ground. Then, IC_{1B}'s positive-going \bar{Q} output triggers the B input of IC_{1A}, whose negative-going Q output triggers the A input of IC_{1B}. This dc positive feedback ensures that the circuit always self-starts.

The time constant $C_2 \times (R_2 + R_4)$ determines the width of T_{ON} , and $C_1 \times (R_1 + R_3)$ determines the width of T_{OFF} . For the 74LS123, the values of the external components at R_{EXT} and C_{EXT} essentially define the output pulse width, t_w , according to

$$t_w = K \cdot R_{EXT} \cdot C_{EXT},$$

where $k=0.45$ for $C_{EXT} > 1000$ pF. Assuming that $R_A = R_1 + R_3$ and $R_B = R_2 + R_4$, the period and the duty cycle are as follows, respectively:

$$T = K \cdot R_A \cdot C_1 + K \cdot R_B \cdot C_2;$$

$$\text{DUTY CYCLE} = \frac{t_{ON}}{t_{ON} + t_{OFF}} = \frac{K \cdot R_B \cdot C_2}{K \cdot R_A \cdot C_1 + K \cdot R_B \cdot C_2} = \frac{R_B \cdot C_2}{R_A \cdot C_1 + R_B \cdot C_2}$$

$$\text{DUTY CYCLE} = \frac{R_B}{R_A + R_B}$$


The circuit oscillates at the frequency

$$f = \frac{1}{t_{ON} + t_{OFF}} = \frac{1}{K \cdot R_A \cdot C_1 + K \cdot R_B \cdot C_2}$$


If $C_1 = C_2$, then

Over the 74LS123's operating range,

Figure 1



(a)



(b)

NOTE:
VERTICAL SCALE=200 mV/DIV.

A gated, astable oscillator (a) has an independently variable T_{ON} and T_{OFF} . The oscillator output is on when the gating signal is low (b).

Simple circuit provides digital hysteresis	120
Generator provides 537 NTSC pattern	122
Offline IGBT charges batteries.....	124
MOS transistors form current-mode Schmitt trigger	126
Eight-channel data-acquisition system features autocalibration	128
μ C provides three-key, five-sequence lock function.....	132

which is $5\text{ k}\Omega \ll R_{\text{EXT}} \ll 200\text{ k}\Omega$ and assuming no limits for C_{EXT} , the duty cycle is 100% when $R_A=5\text{ k}\Omega$ and $R_B=200\text{ k}\Omega$. The duty cycle is 0 when $R_A=200\text{ k}\Omega$ and $R_B=5\text{ k}\Omega$. And, because T_{ON} and T_{OFF} are independent, you can vary the frequency without affecting the duty cycle.

You can easily turn the circuit into a

gated oscillator by applying a square-wave gating signal (V_C) whose frequency is less than the oscillation frequency (f) to the A input of IC_{1A} . The oscillator output is low when V_C is high and is free-running when the gating signal is low. In **Figure 1b**, the gating signal is 200 Hz, $R_A=170\text{ k}\Omega$, $R_B=50\text{ k}\Omega$, and $C_{\text{EXT}}=2700\text{ pF}$. With these

values, $T_{\text{ON}} \approx 60\text{ msec}$, $T_{\text{OFF}} \approx 206\text{ msec}$, and $f \approx 3741\text{ Hz}$. (DI #2276).

To Vote For This Design,
Circle No. 397

Simple circuit provides digital hysteresis

W Dijkstra, Waalre, The Netherlands


It is sometimes useful to have hysteresis in a digital circuit—for example, in a power circuit under the control of a manual pulse generator, in which mechanical vibrations can produce position errors. The circuit in **Figure 1**, which consists of a 4585 comparator (IC_2), a 4019 switch (IC_1), and one-sixth of a 4069 inverter (IC_3), provides digital hysteresis. If $DI=0$, $DA=8$, and $DB=6$, then Output 12 and G2 of IC_2 assume logic 1, and G1 of IC_2 assumes logic 0. Switch IC_1 thus connects DA (8) to comparator IC_2 . When $DI=8$, Output 12 assumes logic 0 and switch IC_1 connects DB (6) to the comparator. If DI is greater than 8, then

Output 12 remains at logic 0. If DI becomes less than DB, then Output 12 assumes logic 1. **Figure 2** shows a pulse diagram. You can expand the circuit by adding more

comparators and switches. (DI #2274).


To Vote For This Design,
Circle No. 398

Figure 2



The hysteresis in **Figure 1's** circuit is the difference between the switching points for increasing and decreasing DI signals.

Figure 1



Digital hysteresis can provide a “debounce” function in digitally controlled switching circuits.

Generator provides 537 NTSC pattern

Adolfo Mondragon, Philips Components, Juarez, Mexico

If you're involved in the television, CRT, or deflection-yoke business, the circuit in **Figure 1** can prove useful for adjusting convergence and purity performance. The circuit generates dots, 537-line-crosshatch, and negative-field (crosshatch-inverted) patterns. You normally use the dots pattern to measure convergence performance using computer-camera equipment, such as the Minolta CC110. The crosshatch also measures convergence but on a visual basis only. The negative field is useful for adjusting and evaluating purity performance.

Much commercial equipment is available for pattern generation, but the patterns they generate are a mesh of approximately 16 horizontal × 16 vertical lines—a lot of lines, when you need only a 535 mesh. In a factory where you must inspect 1000 TVs every day on the production line, a 16 × 16-line pattern is fatiguing and makes it difficult to concentrate on the critical specification points. All TV, CRT, and deflection-yoke manufacturers specify the convergence-tolerance limits in the intersection of the 535


lines at the edge of the screen. To identify the intersection points at the edges, the pattern in **Figure 2** uses "clock" numbers. The generator has the following characteristics:

- Its crosshatch pattern uses five vertical and seven horizontal lines.
- Its video synchronization uses a non-interlace mode.
- In noninterlace mode, its video signal requires no equalization pulses, thereby simplifying the circuit.
- Its 262 divider provides a simple way to generate the vertical-synchronization pulses.

Because modern TVs have excellent synchronization circuits, the horizontal oscillator requires no critical, expensive components. In fact, you can set the horizontal oscillator at 15.60 to 15.85 kHz, and the TV synchronizes.

The "brain" of the circuit is the 74HC14 Schmitt-trigger IC. The Schmitt triggers in **Figure 1** form both astable oscillators and monostable pulse shapers. The IC provides the 15.75-kHz master horizontal frequency, horizontal lines, and vertical lines. To adjust the circuit, trim PT1 to obtain a frequency that is as close as possible to 15.72 kHz. This frequency, rather than 15.75 kHz, provides a perfect 60-Hz ($15,720 \div 262$) vertical pulse. The CD4040 provides the divide-by-262 function. Adjust PT2 to obtain five pulses of 0.5 msec each. These pulses generate the vertical lines in the crosshatch pattern. (DI #2275).


Figure 2



"Clock" numbers designate the edge intersection points in the crosshatch patterns that **Figure 1's** circuit generates.

To Vote For This Design, Circle No. 399

Figure 1



You can avoid the expense of a costly pattern generator by using this simple crosshatch- and dot-generator circuit.

Offline IGBT charges batteries

Christophe Basso, Motorola SPS, Toulouse, France

Power supplies for portable equipment must be light, and they must provide international travelers with a convenient universal input. Although switch-mode power supplies naturally benefit from a universal input, they are more expensive than standard linear supplies, which are based on a transformer. Recent insulated-gate bipolar transistors (IGBTs) offer an inexpensive way to charge batteries from the ac line. The MMG05N60D in **Figure 1** sustains as much as 600V and has an avalanche characteristic comparable with that of a MOSFET having the same ratings. However, thanks to the IGBT's small die area, the device costs much less than the high-voltage MOSFET. Moreover, the MMG05N60D's SOT-223 package is pin- and size-compatible with the DPAK industry standard.


Figure 1's offline supply uses a current-mode technique, in

which a discrete, double-bipolar thyristor (Q_1) forms a latch. You can use off-the-shelf components to generate the 50%-duty-cycle clock, provided that the components can generate a 50-kHz square wave using a low start-up current determined by R_3 . This design uses a NAND-based Schmitt trigger, extracted from an MC14093. The IGBT's 7-nC gate charge lets you drive the device with simple logic gates. The IGBT receives its bias voltage


through R_8 , a 1-k Ω resistor. This resistor's relatively high value does not disturb the oscillator when the thyristor pulls the gate to ground. When the IGBT turns on, the primary current and the voltage across R_4 rise. When the peak current occurs, or when 700 mV appear on C_6 , Q_1 turns on and cuts off the IGBT's conduction. As with any flyback circuit, the energy transfer charges C_1 and C_2 , the output capacitors.

In low-cost structures such as this one, you can easily control the output voltage and current by offsetting the dc level across C_6 . The offsetting uses an optocoupler driven by a dedicated battery-charger circuit, the MC33341. This IC includes a dual control loop that regulates either the current (sensed by R_{10}) or the voltage (sensed by R_{11}/R_{12}). When the current is below its limit, the MC33341 regulates the output voltage at its nominal value (8V, for example) and allows the output current to increase. When the output current reaches the internal threshold ($0.2V/R_{10}$), the

Figure 2



The MC33341 in **Figure 1** provides a square I-V characteristic in **Figure 1's** battery charger.



An IGBT has a smaller die than does a MOSFET, cutting costs in a offline battery-charging applications.

current loop prompts the optocoupler to transform the supply into a constant-current source. **Figure 2** shows the supply's typical transfer function. You can download a Spice model of the MC33341 at http://mot2.indirect.com/models/bin/batmag_ic.html.

The dot-marked terminals of the transformer are wired in an unusual way. You use this atypical wiring technique because connecting a fully discharged battery can present a total short circuit at the output.

If you short the output, the flyback auxiliary-winding voltage decreases, but the MC33341's supply disappears, leaving the supply without a current limit. To avoid this scenario, connect the output transformer so that it benefits from both the flyback and the forward voltage. When the output constrains the flyback voltage to a low value, the forward voltage powers the MC33341. The auxiliary winding also benefits from this structure. We tested the supply with a transformer having 6-mH pri-

mary inductance and auxiliary- and power-winding ratios of 0.12 and 0.06, respectively. To cancel any turn-on losses, you must prevent the supply from entering the continuous mode. The IGBT typically keeps the current-tail losses at 6 μ J (at $I_C=0.3A$, $T_J=125^\circ C$, and $dV_{CE}/dt=1$ kV/ μ sec). (DI #2297).

To Vote For This Design,
Circle No. 400

MOS transistors form current-mode Schmitt trigger

Tai-Shan Liao, Chun-Ming Chang, and Wen-Yaw Chung, Chung-Yuan, Christian University, Taiwan, China


Schmitt triggers are useful in both analog and digital circuits for reducing sensitivity to noise and disturbances. Current-mode Schmitt triggers are particularly useful in photodetectors, barcode readers, and optical remote controls. The resistorless current-mode Schmitt trigger in **Figure 1** uses six MOS transistors. The circuit uses the output of an inverter and derives its feedback through a variation of threshold current. The circuit uses one inverter pair (Q_{N2} , Q_{P4}), one current-mirror pair (Q_{P1} , Q_{P2}), and two load devices (Q_{N1} , Q_{P3}). The gate of Q_{P3} receives feedback from the output of the inverter. The drain current of Q_{N1} is the lower threshold current (I_{TL}); the drain current of the Q_{N1} - Q_{P3} pair is the upper threshold current (I_{TH}). The hysteresis, I_H , is $I_{TH} - I_{TL}$, or $(I_{P3} + I_{N1}) - I_{N1} = I_{P3}$.

The NMOS and PMOS transistors are components of three CD4007 ICs: IC_1 , IC_2 , and IC_3 . The circuit operates as follows: First, assume that the output of the inverter is in its low state, turning Q_{P3} on. When the phototransistor current (I_{PD}) exceeds the upper threshold (I_{TH}), the output of the inverter switches high, turning off Q_{P3} . When I_{PD} falls lower than the lower threshold current (I_{TL}), the inverter switches low, again turning on Q_{P3} . **Table 1** summarizes the relationships between V_{DD} , I_{TL} , I_{TH} , and I_H . The circuit in **Figure 1** can operate successfully from a 1.5V supply. (DI #2303).

TABLE 1—SCHMITT-TRIGGER THRESHOLDS AND HYSTERESIS

Power supply V_{DD} (V)	Upper limit I_{TH} (mA)	Lower limit I_{TL} (mA)	Hysteresis I_H (mA)
1.5	0.007	0.004	0.003
2	0.198	0.058	0.14
3	2.3	1.18	1.12
4.5	8.6	4.6	4
5	11.3	5.96	5.43
5.5	14.4	7.7	6.7
10	48.5	27.7	30.8
12	65	37.1	27.9
15	89	49	40

Figure 1



A Schmitt trigger provides hysteresis to this photodetector circuit to afford immunity to false triggering.

To Vote For This Design,
Circle No. 401

D15 through D8; when Byte is high, the lower byte appears. This feature simplifies the digital-data interface to the PC's parallel port, in that you need only one 74HC157 quad two-line-to-one-line multiplexer to convert the ADS7805's 16-bit digital data to four 4-bit nybbles. Logic gates IC₁₁ through IC₁₃ create an additional multiplexer channel for the PC to monitor the ADC's end-of-conversion signal $\overline{\text{BUSY}}$.


A short, active-low pulse applied to the R/C pin starts the conversion. Logic gates IC₇ through IC₁₀, with R₆ and C₁, generate the active-low pulse whenever $\overline{\text{Strobe}}$ pin 1 of the PC's parallel port has a low-to-high transition. For the component values

shown, the active-low pulse width is approximately 75 nsec. When the ADC finishes its conversion, which is signified by a low-to-high transition on $\overline{\text{BUSY}}$, you can read the 16-bit data results as four 4-bit words, under control of the PC's parallel-port output pins 14, 16, and 17 (Table 1).

IC₄ is a PGA206 digitally programmable-gain amplifier, which converts the selected differential-input voltage to a single-ended voltage output that connects to the ADS7805 through R₅. R₅ attenuates the ADC's input signal by approximately 1%, thus allowing the ADC to measure input voltages slightly beyond its normal $\pm 10\text{V}$ input range. The DAC thus has a

small overrange capability. The PC can select the PGA206's gain to be 1, 2, 4, or 8V/V, corresponding to input ranges of ± 10 , ± 5 , ± 2.5 , or $\pm 1.25\text{V}$, respectively. The parallel port's output pins 5 and 6 control the PGA206's address lines A0 and A1 to select the user-defined gain ranges.

IC₂, an MPC507 differential, eight-channel multiplexer, selects each of the eight input-voltage channels. Address lines A0, A1, and A2 select the active channel of the MPC507. These address lines connect to the parallel port's output pins 2, 3, and 4, respectively. A logic-high level on the multiplexer's EN pin enables the multiplexer. A logic-low level turns off the multiplexer's outputs. The gain and offset



calibration circuitry comprises IC₁ and IC₃. IC₁ is a precision 5V reference that provides the calibration standard. The 5V,

used for PGA gains of 1 and 2V/V, provides corresponding ADC input voltages of 5 and 10V, respectively. In addition, the

resistive divider comprising R₂ through R₄ creates a 1.25V standard that calibrates the 4 and 8V/V gain ranges. Again, the

LISTING 1—PASCAL LISTING FOR AUTOCALIBRATED DATA-ACQUISITION SYSTEM

```

Program Main;
(M. Shill 5/16/98)
Uses MuxADC;

Var
  Average,Channel,Gain      :Integer;
  Voltage                   :Real;

Begin
  WriteLn('Enter Channel (1 - 8)');
  ReadLn(Channel);
  WriteLn('Enter Gain (1 - 4) Gain=1 (1) Gain=2 (2) Gain=4 (3) Gain=8 (4)');
  ReadLn(Gain);
  SetInput(Channel,Gain);
  WriteLn('Enter Number of Averages');
  ReadLn(Average);
  WriteLn;

  Write('Voltage Measured is ',DVM(Average):9:6);
  If OVR Then WriteLn(' Overrange!');
  WriteLn;
End.

Unit MuxADC;
(M. Shill 5/16/98)

Interface

Var
  OVR :Boolean;

Function DVM(Average: Integer):Real;
Procedure SetInput(Channel,R: Integer);
Procedure Calibrate;

Implementation

Var
  Addr,Range      :Integer;
  Visb,Offset     :Array[1..4] of Real;
  CalMode         :Boolean;

{++++ Port Input Routine
++++}
Function InPort(PortAddr:Word):Byte;
Var
  Value:Byte;
Begin
  asm
    push dx
    mov dx, PortAddr
    in al,dx
    mov Value,al
    pop dx
  end;
  InPort:=Value AND $00FF;
End;

{++++ Port Output Routine
++++}
Procedure OutPort(PortAddr:Word;Value:Byte);
Begin
  asm
    push dx
    mov dx, PortAddr
    mov al,Value
    out dx,al
    pop dx
  end;
End;

{++++ Parallel Port Nibble Input Routine
++++}
Function ReadPort:Byte;
Begin
  ReadPort:=((InPort(Addr+1) XOR $80) SHR 4) AND $0F;
End;

{++++ ADC Conversion Routine
++++}
Function ReadADC(Average: Integer):Real;
Var
  I      : Integer;
  Code  : Word;
  Sum   : Real;
Begin
  Sum:=0;
  For I:=1 To Average Do
  Begin
    OutPort(Addr+2,($09 XOR $0B)); {Start ADC Conversion & select -BUSY}
    Repeat
      Until (ReadPort=1);          {-BUSY=1, ADC Conversion finished}
    OutPort(Addr+2,($00 XOR $0B)); {Select ADC High Byte, High Nibble}
    Code:=(ReadPort XOR $08) SHL 12;
    OutPort(Addr+2,($02 XOR $0B)); {Select ADC High Byte, Low Nibble}
    Code:=Code + ReadPort SHL 8;
    OutPort(Addr+2,($04 XOR $0B)); {Select ADC Low Byte, High Nibble}
    Code:=Code + ReadPort SHL 4;
    OutPort(Addr+2,($06 XOR $0B)); {Select ADC Low Byte, Low Nibble}
    Code:=Code + ReadPort;
    Sum:=Sum+Code;
    OutPort(Addr+2,($00 XOR $0B));
  End;
  ReadADC:=Sum/Average;
End;

{++++ DVM Measurement Routine
++++}
Function DVM(Average: Integer):Real;
Var
  Code :Real;
Begin
  OVR:=False;
  Code:=ReadADC(Average);
  DVM:=((Code-32768)*Visb[Range])-Offset[Range];
  If (Code>=65534) OR (Code<=1) Then OVR:=True; {DVM Overrange condition}
End;

{++++ Channel Select and Range Setting Routine
++++}
Procedure SetInput(Channel,R :Integer);
Var
  Cal: Integer;
Begin
  Cal:=0;
  Range:=R;
  If CalMode Then Cal:=1;
  OutPort(Addr,(Cal*32 + (Range-1)*8 + Channel-1));
End;

{++++ DVM Calibration
Routine
++++}
Procedure Calibrate;
Var
  CodePFS,CodeBPZ,Ref :Real;
  Average,Channel,R   :Integer;
Begin
  CalMode:=True;
  Ref:=5;
  Average:=128;
  For R:=1 To 4 Do
  Begin
    Channel:=3;          {Select 5V Reference}
    If R>2 Then Channel:=2; {Select 1.25V Reference if Gain=4,8}
    SetInput(Channel,R); {Select Calibration Mux}
    CodePFS:=ReadADC(Average); {Get Plus Full Scale Code}
    Channel:=4;          {Select GND Reference}
    SetInput(Channel,R);
    CodeBPZ:=ReadADC(Average); {Get Bipolar Zero Code}
    If R>2 Then Ref:=1.25;
    Visb[R]:=Ref/(CodePFS-CodeBPZ);
    Offset[R]:=((CodeBPZ-32768)*Visb[R]);
  End;
  CalMode:=False;
End;

{++++ DVM Initialization Routine
++++}
Procedure Initialize;
Var
  p :^Word;
Begin
  p:=ptr($40,$08); {Find Parallel Port Address from BIOS}
  Addr:=p^;
  OutPort(Addr+2,($00 XOR $0B)); {Preset ADC R/C Signal}
  Calibrate; {Initialize calibration first time}
End;
{++++}
Begin
  Initialize;
End.

```

corresponding ADC input voltages are 5 and 10V for the gain ranges of 4 and 8V/V, respectively.

Offset calibration uses ground as the reference for each of the PGA206's gain ranges. IC₃ is a differential, four-channel analog multiplexer that switches in each of the calibration-voltage standards to the PGA206's inputs. Because each of the calibration-voltage standards is a known value, you can determine the system's gain and offset errors by digitizing each voltage standard and comparing the result to the theoretical value in the system's software. You can then store the resulting error-correction factors in a program array and use them to correct any measured input voltages in channels one through eight.

Listing 1 shows the Pascal program for the data-acquisition system. For simplicity, the **listing** shows the data-acquisition part of the program as a unit file, which links to the main program as shown. The program allows you to specify the number of ADS7805 readings to take to average the resulting measurements. A greater number of averages reduces the effects of

TABLE 1—PASCAL LISTING FOR AUTOCALIBRATED DATA-ACQUISITION SYSTEM

Parallel-port function	Parallel-port pin	Circuit function
– Strobe	1	ADS7805 convert
Data bit 0	2	Input multiplexer A0
Data bit 1	3	Input multiplexer A1
Data bit 2	4	Input multiplexer A2
Data bit 3	5	PGA206 A0
Data bit 4	6	PGA206 A1
Data bit 5	7	Input multiplexer enable
– Ack	10	Nybble bit 2
Busy	11	Nybble bit 3 (MSB)
PaperEnd	12	Nybble bit 1
Select	13	Nybble bit 0 (LSB)
– AutoLF	14	74HC157 – A/B
– Init	16	ADS7805 byte
– SelectIn	17	74HC157 enable
Ground	18 to 25	Ground

any noise in either the input signal or the measurement system. The program variable Average sets the number of averages to take. If the input voltage exceeds the selected input-voltage range, the program signifies the overrange condition by writing “Overrange” to the display. You can download **Listing 1** from *EDN's* Web site:

www.ednmag.com. At the registered-user area, go into the Software Center to download the file from DI-SIG, #2289. (DI #2289).


To Vote For This Design,
Circle No. 402

μC provides three-key, five-sequence lock function

William Grill, Riverhead Systems, Littleton, CO

Using MicroChip's 12-C508 eight-pin μC, you can inexpensively implement a digital-sequence lock with debounce and status-indicator features (**Figure 1**). The design exploits the internal-oscillator, watchdog-timer, and wake-up-on-pin-change features inherent in the μC, and it provides an application that supports key acknowledge and out-of-sequence error detection. The circuit debounces key entries and acknowledges them at Pin 3 with a short LED flash. The μC evaluates the entries against a sequence table that is internally coded to the defined sequence's length. At the end of the sequence, correctly sequenced inputs generate a 2-sec, high-true pulse on Pin 5; a wrong sequence, detected at any time

Figure 1



An inexpensive μC implements a simple, foolproof digital-sequence lock with key debounce and status indication.

during entry, generates a series of five flash-pulses on Pin 2.

Using the watchdog-timer and wake-up-on-pin-change features to generate timing and initiate processing allows battery-powered operation. The μC also provides an auto-reset function after several seconds

between expected entries. The lock-sequence's length and combination are coded characteristics that you establish during programming. Using only 150 bytes of code space, sequences longer than 100 steps are possible. You can also port the code to a larger 16C5x or 16C6x controller and take advantage of the opportunity to include embedded I/O or reporting functions, based on the correctly keyed access processes described here. You can download the assembly code for the PIC for the μC from *EDN's* Web site, www.ednmag.com. At the registered-user area, go into the Software Center to download the file from DI-SIG, #2299. (DI #2299).

To Vote For This Design,
Circle No. 403

Design Idea Entry Blank

Entry blank must accompany all entries. \$100 cash award for all published Design Ideas. An additional \$100 cash award for the winning design of each issue, determined by vote of readers. Additional \$1500 cash award for annual Grand Prize Design, selected among biweekly winners by vote of editors.

To: Design Ideas Editor, EDN Magazine
275 Washington St, Newton, MA 02158

I hereby submit my Design Ideas entry.

Name _____

Title _____

Phone _____

E-mail _____ Fax _____

Company _____

Address _____

Country _____ ZIP _____

Design Idea Title _____

Social Security Number _____
(US authors only)

Entry blank must accompany all entries. (A separate entry blank for each author must accompany every entry.) Design entered must be submitted exclusively to *EDN*, must not be patented, and must have no patent pending. Design must be original with author(s) must not have been previously published (limited-distribution house organs excepted), and must have been constructed and tested. Fully annotate all circuit diagrams. Please submit software listings and all other computer-readable documentation on a IBM PC disk in plain ASCII.

Exclusive publishing rights remain with Cahners Publishing Co unless entry is returned to autho, or editor gives written permission for publication elsewhere.

In submitting my entry, I agree to abide by the rules of the Design Ideas Program.

Signed _____

Date _____

Your vote determines this issue's winner. Vote now, by circling the appropriate number on the reader inquiry card.