EDN's 19th Annual Innovation Awards Finalists
-- EDN, February 2, 2009
|
&& PREVIOUS FINALIST | MAIN | NEXT FINALIST >> Category: Microprocessors Finalist: LPC3130 ARM9 microcontroller (NXP Semiconductors) The $2.80 (10000 unit) LPC3130 delivers around 200MIPS with its ARM926EJ core and multi-layer internal bus structure allowing simultaneous access to peripherals, eliminating arbitration delays and boosting performance. The HS USB has a dedicated DMA engine allowing faster transfers and unlike competition it offers OTG functionality for maximum flexibility. The MMC interface supports high capacity MMC and SD cards as well as CE-ATA allowing faster access to off-chip information. The on-chip SRAM can be used to store time sensitive data reducing access time.For power consumption, the LPC3130 has multiple power domains and a flexible Clock Generation Unit (CGU) that provides dynamic (hardware controlled) clock gating and scaling. Dynamic clock gating automatically optimizes power by allowing individual clocks to be activated only when a bus access is required. Dynamic clock scaling auto-matically optimizes power by toggling the bus speed between high and low frequencies depending on whether the bus is active or not. The fractional dividers not only are used to divide down the clock but also stretch the clock to obtain almost a 50% duty cycle. The LPC3130 allows booting from NAND Flash, SPI Flash, SD/MMC cards, UART, or USB. The communication and connectivity features on the LPC3130 also include 2x I2C, 2x I2S, SPI, UART, ADC, LCD interface. |
|
Talkback

















The $2.80 (10000 unit) LPC3130 delivers around 200MIPS with its ARM926EJ core and multi-layer internal bus structure allowing simultaneous access to peripherals, eliminating arbitration delays and boosting performance. The HS USB has a dedicated DMA engine allowing faster transfers and unlike competition it offers OTG functionality for maximum flexibility. The MMC interface supports high capacity MMC and SD cards as well as CE-ATA allowing faster access to off-chip information. The on-chip SRAM can be used to store time sensitive data reducing access time.






