EDN's 19th Annual Innovation Awards Finalists
-- EDN, February 2, 2009
|
&& PREVIOUS FINALIST | MAIN | NEXT FINALIST >> Category: Microprocessors Finalist: MIPS32 1004K coherent-processing system (MIPS Technologies)  The MIPS32 1004K coherent processing system is an embedded multi-threaded, multiprocessor licensable IP core. Using EEMBC MultiBench benchmarks, the 1004K core delivers nearly 90% performance boost per core. Turning on multi-threading in the cores improves this to over 100% per core in most cases, with tuned software for multi-threading hardware typically yielding much higher results.Coherent multi-core implementations optimize CPU performance on a shared memory system, enabling multiple functions and applications to be implemented in a single product. Multi-threading in multi-core systems extends SMP performance over traditional multi-core solutions. The performance boost is essentially “free” in hardware and soft-ware since additional hardware threads are minimally sized relative to a typical SoC design, and multi-threading makes use of the same SMP operating systems and software programming models as coherent multi-core platforms. For some applications, multi-threading can reduce the number of cores needed in a multi-core platform compared to using sin-gle-threaded cores. Or a given application performance target may be achieved at lower frequency and/or smaller syn-thesized design, delivering power and cost benefits. Combining multi-threading and multi-core technologies can pro-vide the highest efficiency per CPU. |
|
Talkback
