Subscribe to EDN
RSS
Reprints/License
Print
Email

Synplicity introduces secure IP flow for FPGAs, signs ARM, Tensilica as partners

ReadyIP initiative aims to provide simple "try-before-you buy" access to IP for evaluation and FPGA implementation.

By Matthew Miller, Editor-in-Chief, EDN.com -- EDN, April 15, 2008

At the Embedded Systems Conference today, Synplicity has introduced what it calls the industry's first complete, encrypted design methodology for FPGA implementation. The ReadyIP program, according to the company, allows designers to easily assess and incorporate IP from third-party vendors into their designs using Synplicity's synthesis tools, Synplify Pro or Synplify Premier (shown below).

Synplify PremierARM, CAST, Gaisler Research, Synopsys, and Tensilica have signed on as partners in the ReadyIP initiative.

Key elements of the initiative include: Synplicity's OpenIP encryption and digital-rights-management technology, which the company has donated to the IEEE (Institute for Electrical and Electronics Engineers) for standardization in the IEEE's P1735 Working Group; System Designer, a vendor-agnostic IP-integration technology that, as of today, is part of Synplicity's synthesis products; "push-button" Internet access to third-party IP within Synplicity's FPGA design tool; and support for the SPIRIT Consortium's IP-XACT packaging format, which aims to ease the mixing and matching of IP from disparate sources.

As important as simplifying the integration of third-party IP, according to Synplicity, the ReadyIP initiative will make it easier for organizations to securely share and reuse IP internally.

The initiative will give designers free evaluation access to ARM's Cortex-M1 FPGA processor, and at the show, the companies are demonstrating a Cortex-M1-based application that includes peripheral IP from CAST and was constructed using Synplicity's FPGA-synthesis tool. Tensilica will provide the Diamond Standard 106Micro processor core, which it calls the industry’s smallest licensable 32-bit processor core based on an industry-standard architecture, free of charge through the Ready IP program. At the show, Tensilica and Synplicity are demonstrating the process of downloading the processor through the latter's tool flow.

RSS
Reprints/License
Print
Email
Talkback
Canon Resource Center

Featured Company


Most Recent Resources

Advertisement
Related Content

No related content found.

  • 0 rated items found.
Advertisement

KNOWLEDGE CENTER

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Engineering Careers
Jobs sponsored by
Advertisement
About EDN   |   Site Map   |   Contact Us   |   Subscription   |   RSS
© 2011 UBM Electronics. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy

Please visit these other UBM Canon sites

UBM Canon | Design News | Test & Measurement World | Packaging Digest | EDN | Qmed | Pharmalive | Appliance Magazine | Plastics Today | Powder Bulk Solids | Canon Trade Shows